



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/750,012	12/31/2003	Suresh Rajgopal	03-LJ-017	9337
7590 Lisa K. Jorgenson, Esq. STMicroelectronics, Inc. 1310 Electronics Drive Carrollton, TX 75006			EXAMINER ZHU, BO HUI ALVIN	
			ART UNIT	PAPER NUMBER
			2419	
			MAIL DATE	DELIVERY MODE
			08/17/2009	PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

# Office Action Summary

**Application No.**

10/750,012

**Applicant(s)**

RAJGOPAL ET AL.

**Examiner**

BO HUI A. ZHU

**Art Unit**

2419

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 10 April 2009.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-22 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-22 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SF/ICE)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_

**DETAILED ACTION**

***Response to Amendment***

1. The amendment filed on April 10th, 2009 has been entered.

Claims 1 – 22 are pending.

Claims 1 – 22 are rejected.

The 112 2nd paragraph rejection of claim 22 has been withdrawn in view of the amendment to the claim.

***Claim Rejections - 35 USC § 103***

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1 – 3, 5 - 16 and 18 - 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hariguchi et al. (US 6,665,297) in view of Delaney et al. (US 2001/0027479).

(1) with regard to claims 1 and 14:

Hariguchi et al. discloses a system and method, comprising: a plurality of hash tables (82-8 -- 82-32 on Fig. 2A) each storing prefixes for address lookups; and a content addressable memory (80 on Fig. 2A) storing at least some prefixes for which a collision occurs within at least one of the hash tables (column 6, lines 31 – 39); and a

hashing lookup search mechanism that comprises a routing table (40 on Fig. 2A) implemented with selective hashing for a plurality of prefixes with different lengths (column 5, lines 20 – 24); and a plurality of memory blocks (memory blocks in each hash bucket 160), wherein each hash table is allocated a group of the memory blocks. (column 6, line 66 – column 7, line 2; column 8, line 56 - column 9, lines 7; each hash circuit comprises a hash bucket which comprises memory blocks for storing route entries, see 160 on Fig. 4; memory blocks are inherent because each hash bucket stores route entries such as network addresses); and a configuration register (mask circuit, 154 on Fig. 4) associated with each memory block, each configuration register identifying the prefix length to which the respective memory block is allocated (e.g. see column 6, lines 54 – 61).

Hariguchi et al. does not disclose each hash table is allocated a group of the memory blocks based on a size of the respective hash table.

Delaney et al. teaches a hash table is allocated a group of the memory blocks based on a size of the respective hash table (paragraph [0043]).

It would have been obvious to one of ordinary skill in the art at the time of the invention to modify the system of Hariguchi to allocate a group of the memory blocks to each hash table based on a size of the respective hash table as suggest by Delaney et al. in order to make utilization of limited memory resource more efficient.

(2) with regard to claims 2 and 15:

Hariguchi et al. further discloses each hash table is allocated memory to hold prefixes for which no collision occurs within the hash table (column 6, lines 31 – 39; column 9, lines 12 – 15).

Hariguchi et al. does not disclose each hash table is allocated a smallest number of memory blocks sufficient to hold prefixes for which no collision occurs within the respective hash table.

Delaney et al. teaches a hash table is allocated a smallest number of memory blocks sufficient to hold entries within the hash table (e.g. see paragraph [0043], i.e. the size of hash table is limited in order to reduce memory consumption).

It would have been obvious to one of ordinary skill in the art at the time of the invention to modify the system of Hariguchi to allocate only sufficient memory to each hash table as suggest by Delaney et al. in order to reduce memory consumption.

(3) with regard to claims 3 and 16:

Hariguchi et al. does not disclose each hash table is allocated no more than a predefined number of memory blocks.

Delaney et al. teaches a hash table is allocated no more than a predefined number of memory blocks (e.g. see paragraph [0043], i.e. the size of hash table is limited in order to reduce memory consumption).

It would have been obvious to one of ordinary skill in the art at the time of the invention to modify the system of Hariguchi so that each hash table is allocated no more than a predefined amount of memory as suggest by Delaney et al. in order to reduce memory consumption.

(4) with regard to claims 5 and 18:

Hariguchi et al. further discloses that the at least one hash table comprises a plurality of hash tables, each hash table containing different length prefixes (column 5, lines 20 – 31).

(5) with regard to claims 6 and 19:

Hariguchi et al. further discloses a priority encoder (172 on Fig. 5) selecting a longest prefix when a plurality of matches occur between different length portions of a prefix and prefixes in each of two or more of the plurality of hash tables (column 8, lines 4 – 8).

(6) with regard to claims 7 and 20:

Hariguchi et al. further discloses that the plurality of hash tables contain only a subset of different length prefixes possible under an addressing scheme, and wherein a remainder of the different length prefixes are stored in the content addressable memory (column 6, lines 30 – 39).

(7) with regard to claim 8:

Hariguchi et al. discloses a network router (26 on Fig. 2A) including the address lookup structure according to claim 1, the network router further comprising: a network search engine (70 on Fig. 2A) containing the at least one hash table and coupled to the content addressable memory, the network search engine performing address lookups using the at least one hash table; and an external memory (98 on Fig. 2A) coupled to the network search engine and containing per route information indexed by a next hop index generated by the network search engine.

(8) with regard to claim 9:

Hariguchi et al. discloses a network (20 on Fig. 1) including a plurality of interconnected network routers (26, 28, 30 – 38 on Fig. 1) according to claim 8.

(9) with regard to claim 10:

Hariguchi et al. discloses that a plurality of hash tables, each hash table containing different length prefixes (column 5, lines 20 – 31); each hash table containing different length than prefixes within other hash tables with in the plurality (column 5, lines 20 – 31); and the plurality of hash tables collectively containing only a subset of different prefix lengths less than or equal to an address lengths and a remainder of the different address lengths are handled by an additional address lookup facility (column 6, lines 30 – 39); and a hashing search mechanism that comprises a routing table (40 on Fig. 2A) implemented with selective hashing for a plurality of prefixes with different lengths (column 5, lines 20 – 24); and a plurality of memory blocks, wherein each hash table is allocated a group of the memory blocks. (column 6, line 66 – column 7, line 2; column 8, line 56 - column 9, lines 7; each hash circuit comprises a hash bucket which comprises memory blocks for storing route entries, see 160 on Fig. 4; memory blocks are inherent because each hash bucket stores route entries such as network addresses); and a configuration register (mask circuit, 154 on Fig. 4) associated with reach memory block, each configuration register identifying the prefix length to which the respective memory block is allocated (e.g. see column 6, lines 54 – 61).

Hariguchi et al. does not disclose each hash table is allocated a group of the memory blocks based on a size of the respective hash table.

Delaney et al. teaches a hash table is allocated a group of the memory blocks based on a size of the respective hash table (paragraph [0043]).

It would have been obvious to one of ordinary skill in the art at the time of the invention to modify the system of Hariguchi to allocate a group of the memory blocks to each hash table based on a size of the respective hash table as suggest by Delaney et al. in order to make utilization of limited memory resource more efficient.

(10) with regard to claim 11:

Hariguchi et al. further discloses the additional address lookup facility comprises a content addressable memory (80 on Fig. 2A; column 6, lines 30 – 39).

(11) with regard to claim 12:

Hariguchi et al. further discloses each of the plurality of hash tables in contained in one or more memory blocks allocated based on hashing of each prefix contained in the respective hash table using at least a first hash function (inherent be cause hash tables inherently use hash functions), wherein a number of memory blocks allocated to the respective hash table does not exceed a predefined number (inherent because the size of the memory use in an apparatus is always predefined and limited), and wherein a remainder of prefixes of a length corresponding to prefixes within the respective hash table are handled by the additional address lookup facility (column 6, lines 30 – 39).

(12) with regard to claim 13:

Hariguchi et al. further discloses a priority encoder (172 on Fig. 5) selecting a longest prefix match from matches identified within the plurality of hash tables (column 8, lines 4 – 8).



(13) with regard to claim 21:

Hariguchi et al. further discloses the configuration register identifies a prefix length between sixteen (16) and thirty-two (32) bits (column 6, line 56 – 61).

(14) with regard to claim 22:

Hariguchi et al. further discloses a configuration register (mask circuit, 154 on Fig. 4) identifies the hash function to which the respective memory block is allocated (e.g. see column 6, lines 54 – 61).

4. Claims 4 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hariguchi et al. (US 6,665,297) in view of Delaney et al. (US 2001/0027479) and further in view of Tal et al. (US 6,625,612).

(1) with regard to claims 4 and 17:

Hariguchi et al. further discloses the at least one hash table (70 on Fig. 2A) contains prefixes hashed by one hash functions. Hariguchi et al. does not disclose a second of the two hash functions employed when a collision occurs with a first of the two hash functions.

Tal et al. teaches using two hash functions and a second of the two hash functions employed when a collision occurs with a first of the two hash functions (column 1, lines 54 – 59).

It would have been desirable to use a second hash function when a collision occurs with a first hash function because it would provide an efficient way to resolve hash collision. Therefore, it would have been obvious to one of ordinary skill in the art

at the time of the invention to include the method as taught by Tal et al. in the system of Hariguchi et al.

### ***Response to Arguments***

5. Applicant's arguments with respect to claims 1 - 22 have been considered but they are not persuasive. Applicant contends that Hariguchi does not disclose a configuration register as claimed in amended claims 1, 10 and 14 (Remarks, page 10 - 11). Applicant argues that the mask circuit of Hariguchi (154, Fig. 4) can not be viewed as a configuration registered as claimed. Examiner respectfully disagrees. Claim 1, and similarly in claim 10 and 14, recites "a configuration register associated with each memory block, each configuration register identifying a prefix length to which the respective memory block is allocated." Hariguchi discloses a mask circuit (Fig. 4, 154) which is associated with memory block (Fig. 4, 160) and outputs the high order bits of the network portion of the destination address that correspond to the prefix length for that hash circuit. For example, the mask circuit for hash circuit 82-8 (Fig. 2) will output the leading eight bits of the network portion of the destination address, while the mask circuit for hash circuit 82-32 will output all thirty-two bits of the network portion of the destination address (see column 6, line 52 - 61).

### ***Conclusion***

6. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to BO HUI A. ZHU whose telephone number is (571)-270-1086. The examiner can normally be reached on Mon-Thu 10am-6pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jay Patel can be reached on (571)-272-2988. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/B. A. Z./  
Examiner, Art Unit 2419

/Jayanti K. Patel/  
Supervisory Patent Examiner, Art Unit 2419